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I. INTRODUCTION
T RANSISTORS and capacitors are commonly used to evaluate the basic mechanisms of radiation effects on MOS structures [1] - [3] . For fin field effect transistor (FinFETs) and other highly scaled multigate technologies, characterization to date has focused primarily on the properties of transistor test structures [4] - [11] . Modern Fin-FET technologies increasingly incorporate alternative channel materials to Si, with the most maturity in development for SiGe and Ge for pMOS applications [8] , [10] - [12] ; these typically include high-K gate-stacks [10] - [14] . High-K gate dielectrics often show higher defect densities than that of thermal SiO 2 gate dielectrics of comparable thickness [3] , [15] , [16] . Capacitive methods are commonly applied to evaluate charge trapping effects in high-K dielectrics; these are especially useful when attempting to distinguish effects of interface and border traps in advanced dielectrics [17] - [20] .
In this paper, we describe a capacitance-frequency (C-f ) technique that has been used to evaluate the effects of border traps in a variety of materials [19] - [22] , and illustrate the method for MOS capacitors with relatively thick SiO 2 gate dielectrics. We apply the method to multifin capacitors built in a state-of-the-art strained Ge pMOS FinFET technology with a Si capping layer and SiO 2 /HfO 2 gate dielectrics [11] - [14] . Voltage shifts due to radiation-induced oxide-and interfacetrap change in multifin capacitors are found to be similar to voltage shifts in FinFET transistors built in the same technology [14] . C-f measurements enable estimates of preirradiation border-trap densities of ∼ 1.3 ×10 11 /cm 2 , which are larger than densities (< 1 × 10 11 /cm 2 ) of radiation-induced trapped charge at doses up to 1 Mrad(SiO 2 ). Hence, these Ge pMOS devices are affected more strongly by defects introduced during device fabrication than by irradiation.
We also apply this method to assist in the characterization of capacitors built in an early-development stage InGaAs FinFET technology with Al 2 O 3 /HfO 2 dielectric layers, which is of interest for future nFET applications [23] - [27] . Much larger border-trap densities are observed in these devices than in Ge pMOS devices. This most likely occurs due to the different stages of process maturity and higher defectivity of the Al 2 O 3 /InGaAs interfaces in these devices, as compared with the Ge/Si capping layer/SiO 2 interfaces in the Ge pMOS devices. Smaller radiation-induced defect densities are estimated for capacitors than transistors in this InGaAs technology, indicating that improved transistor response is likely with future technology optimization. These results illustrate the value of using multifin capacitor test structures to assist in evaluation of the radiation response of FinFET technologies, and highlight the low defect densities in present-generation Ge pMOS FinFETs, compared with III-V FinFETs.
II. EXPERIMENTAL DETAILS
Results from three different types of devices are evaluated. The Si MOS capacitors in this paper include an Al gate and SiO 2 oxide. Two devices from lot E4403A fabricated at Sandia National Laboratories (see [27] for details), with oxide thicknesses of 334 Å (W4) and 844 Å (W6), are analyzed to motivate and illustrate the C-f method for a technology 0018-9499 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. Individual maps of elements/compounds in the device (after [14] ). (i) Layout of capacitor test structure. Two fins were connected in parallel for the Ge FinFET capacitors that were measured, and 50 fins were connected in parallel for the InGaAs FinFET capacitors that were tested in this paper. These were the structures with best yield and characteristics before irradiation. The total area of each capacitor includes multiple surfaces of multiple fins. (j) STEM image and schematic illustration of bulk InGaAs FinFETs (after [27] ). The test structure layout for these devices is similar to that in (i). The gates of multifin capacitors are common with FinFET test structures. The bottom contact is connected to the channel (body) through the substrate for Ge MOS capacitors, and to the channel (body) directly from a top contact for the InGaAs MOS capacitors.
with well-known trapping properties. W6 received an 1100°C anneal to increase the O vacancy density in its SiO 2 dielectric layer [28] . Ge pMOS FinFETs capacitors were fabricated at IMEC on 300-mm-bulk Si (100) wafers. Details of the structures and processing are provided in [11] - [14] . A scanning transmission electron microscope (STEM) image and chemical composition map of this device are shown in Fig. 1(a)-(h) . Above the thin SiO 2 interfacial layer, a ∼1.5-nm HfO 2 layer and TiN metal gate were deposited to form the gate-stack. The effective oxide thickness (EOT) is ∼1.9 nm [11] - [14] . Capacitors vary in Ge fin width from 46 to 75 nm, and have a fin length of 12.5 μm. Fig. 1(i) shows the layout grid of the multifin capacitor test structure used for this work. InGaAs nMOS FinFETs were also fabricated at IMEC in an early-development stage technology. These devices have n-type substrates and are operated in accumulation mode [26] , [27] . A STEM image and schematic of this device are shown in Fig. 1(j) [27] . Above the 2-nm Al 2 O 3 layer, a 2-nm HfO 2 layer and TiN metal gate were deposited to form the gate-stack. The EOT for this stack is ∼1.5 nm, as measured from planar structures. The capacitors vary in InGaAs fin width from 20 to 26 nm, and have a fin length of 5 μm.
Total ionizing dose experiments were performed at room temperature using a 10-keV ARACOR X-ray source at a dose rate of 30.3 krad(SiO 2 )/min. To be consistent with previous work, 3-V gate bias was applied to the Si MOS capacitors during irradiation, and Ge MOS and InGaAs multifin capacitors were biased in the range of ±1 V. An Agilent 4284A LCR meter supplied dc bias and ac small-signal voltage simultaneously, and perform C-V and C-f characterization before and after exposure. are ∼ (1.3 ± 0.1) × 10 15 cm −3 for these capacitors, based on standard 1/C 2 versus voltage analysis [20] . C-V curves shift negatively with dose, consistent with hole trapping, and positively during annealing, due to trapped-positive charge neutralization via thermal emission and/or electron tunneling [2] , [3] , [15] . Larger shifts are found for W6 because this device has a greater oxide thickness and received a hightemperature anneal in N 2 that introduced additional oxide traps, compared to W4 [15] , [28] . Corresponding flatband voltage shifts (V f b ) are shown in Fig. 3 . Net trapped-charge densities at V f b at 300 krad(SiO 2 ) are ∼ 7.8 × 10 11 cm −2 for W6 and ∼ 1.4 × 10 11 cm −2 for W4. These estimates include contributions of oxide, interface, and border traps [1] , [28] .
III. EXPERIMENTAL RESULTS AND DISCUSSION

A. Si MOS Capacitors
Using the midgap technique of Winokur et al. [1] , the net radiation-induced oxide-trap charge density, projected to the Si/SiO 2 interface, can be estimated from high-frequency C-V curves via [1] 
Here q is the electronic charge, C ox is the capacitance per unit area, and V mg is the midgap voltage. The combined radiationinduced interface-and border-trap charge density at flatband N t can be estimated via [1] , [29] Fig. 4 shows the results of C-f measurements at fixed dc voltage V f b , measured initially at high frequency, and then held constant for subsequent measurements at lower frequencies before irradiation, and for each step-stress dose. In the limit of small variations around V f b , additional hole trapping causes the capacitance to increase when the voltage is held constant in the same way that it causes curves to shift to the left when capacitance is held constant [ Fig. 2(a) ]. In contrast, an increment of negative charge will cause the capacitance at fixed voltage to decrease in the same way that it shifts the curve to the right at fixed capacitance, as confirmed below. Flatband potential is selected for these measurements so that varying carrier response times with frequency do not interfere with trap density estimates, as is typically the case at or near inversion [20] , and because interface traps are typically charge neutral at midgap [1] , [30] , [31] .
In Fig. 4 , C( f ) is relatively constant before irradiation, but increases with decreasing frequency. This increase in capacitance with decreasing frequency occurs because of: 1) an increase in border-trap density with increasing dose and 2) the increasing sensitivity of electrical measurements to border traps with decreasing frequency [17] - [20] , [29] . The increase in border-trap charge density with decreasing frequency has been exploited in previous combinations of I -V , charge pumping, and low-frequency noise measurements to provide quantitative estimates of effective border-trap charge densities [17] , [19] , [32] - [34] . But until now, this simple technique has not been adapted to estimate border-trap densities in irradiated MOS capacitors via C( f ) measurements.
When there is a measurable difference between values of C( f ) at high and low frequencies, an estimate of the effective border-trap density N bt,C− f before and after irradiation (at each dose level) via a simple expression analogous to (1), but modified for application at fixed voltage and varying capacitance
This expression assumes that, like interface traps, border traps are approximately charge neutral at midgap. It also corrects for effects of trapped oxide charge on surface potential in the same way as in (1) [1] , [29] . C f is the difference in capacitance observed at low and high frequencies; here, the frequencies are 1 and 200 kHz. We designate the effective trap density in (3) as N bt,C− f because the time scales on which C-f measurements are performed are different than those on which C-V measurements are performed. To put the two methods on a common time scale for these devices, a correction factor must be applied.
For Si MOS capacitors with relatively thick SiO 2 oxides, it is relatively straightforward to correct for time-scale differences between C-f and high-frequency C-V measurements. The dominant border trap in SiO 2 is typically an O vacancy [2] , [3] , [15] , [19] , [30] , [35] - [37] . Charge exchange between the Si channel border traps occurs via tunneling and/or thermal activation [2] , [3] , [15] , [16] , [38] - [40] . Each of these processes is approximately linear with logarithmic time [2] , [38] - [40] . For border traps distributed uniformly in space and energy, a typical simplifying assumption often made tacitly or explicitly in similar analyses [1] , [2] , [16] , roughly equal amounts of charge are exchanged between the Si channel and border traps within each accessible time decade. For the C-f measurements, the upper and lower limits on the observable time scales for charge exchange with border traps are determined by the maximum and minimum measuring frequencies f H and f L (Fig. 4) . For high-frequency C-V measurements, the time scale is set by the measurement frequency f C−V and the respective ramp rate ρ (Fig. 2) . The latter helps to determine the time τ = (V f b −V mg )/ρ during which charge is able to be exchanged with border traps during C-V measurements, under the above assumptions.
Quantifying this comparison, effective border-trap densities sensed via C-f and C-V measurements, N bt,C− f and N bt , are related via the following expression:
Rearranging terms, we write this as
Fig. 5(a) and (b) shows estimates of N ot , N t , and N bt for W6 and W4 using (1)-(5). Oxide-trap charge clearly dominates the radiation response of these devices [28] . Before irradiation, estimated border-trap densities are below the threshold of detection, ∼2-3 × 10 8 cm −2 , for these devices and measurement conditions. These are lower bound estimates of fast border-trap densities [19] , since C-f measurements cover only ∼3 decades of response. However, Fig. 5 shows that up to 50% of the stretch-out in the high-frequency C-V curves of Fig. 2 can result from border traps, with higher percentages observed at higher doses and for the thicker oxide (W6) that received the high-temperature anneal in N 2 to enhance its O vacancy density. Inferred densities of border traps and ratios to interface-trap charge densities in Fig. 5 are comparable to previous work on Si MOS transistors with similar oxides using I -V , charge pumping, and/or 1/ f noise measurements [17] , [29] , [32] , reinforcing the utility of this approach. Finally, we note that for oxides other than SiO 2 , and/or alternative channel devices, correction factors either may not be needed or may differ significantly from those in (4) and (5) [3] , [15] , [21] . That is because ultrathin dielectric layers with multigate interfaces are under much stronger gate control than planar MOS capacitors with thick oxides [4] , [5] , [8] , and because charge trapping and annealing is often quite different for SiO 2 and high-K gate dielectrics. Hence, we limit the use of (4) and (5) to estimates of border-trap densities in relatively thick SiO 2 oxides (Fig. 5) . Equations (1)- (3) are applied to the remainder of the devices tested, without attempts at adjustment. Fig. 6(a) shows high-frequency (1 MHz) C-V curves for Ge two-fin capacitors irradiated with +1 V bias for a device with a fin length of 12.5 μm and a fin width of 75 nm. The effective (n-type) doping density for these structures is ∼ 6×10 16 cm −3 , based on standard 1/C 2 versus voltage analysis [20] . The C-V curves shift positively with irradiation, consistent with net negative charge trapping in the HfO 2 [13] , [14] . Flatband voltage shifts (V f b ) are shown in Fig. 6 (b) for devices with different fin widths, irradiated with +1-or 0-V bias. Larger shifts are found at +1-V bias than that of 0-V bias during irradiation, with no significant effects of geometry observed, consistent with trends for FinFETs in [14] . Ge multifin capacitors were also irradiated at −1 V, with voltage shifts of (0 ± 2) mV at 1 Mrad(SiO 2 ). Fig. 7(a) shows flatband, midgap, and inversion voltage shifts for a device with 50-nm fin width irradiated at +1 V. The similarity of the midgap and flatband shifts suggests that oxide-trap charge is more significant than interface-trap charge in these devices [1] , [13] , [14] . Results for pMOS transistors built in the same FinFET technology are shown for comparison in Fig. 7(b) . Similarly small shifts are observed for capacitors and transistors, and results under similar bias conditions typically differ by less than 10-20 mV for the two kinds of structures. Hence, for these Ge MOS devices, capacitors and transistors show similar radiation responses.
B. Ge Multifin Capacitors
C-f curves for a two-fin Ge MOS capacitor are shown in Fig. 8(a) ; the dose and frequency response are quantified in Fig. 8(b) . The capacitance increases with decreasing frequency even before the devices were irradiated, consistent with a significant border-trap density (∼ 1.3 × 10 11 /cm 2 ) in these devices before irradiation. These devices show net negative charge trapping during irradiation; consequently, the capacitance at flatband decreases with dose in Fig. 8 during the C-f measurements, as shown schematically in Fig. 6(a) .
Oxide, interface, and border-trap charge densities for the device of Fig. 8 are estimated via (1)-(3) , without the corrections of (4) and (5), and shown in Fig. 9 . Radiationinduced trapped-charge densities are modest in these devices; N t ≈ 10 11 /cm 2 , and N ot and N bt are each ∼ 1.5 × 10 10 /cm 2 at a dose of 1 Mrad(SiO 2 ). Hence, negatively charged interface traps are the dominant radiation-induced defect in these devices, but their density is less than the preirradiation density of border traps. We conclude that the properties of these devices are influenced more strongly by defects introduced during device fabrication than ones created during ionizing radiation exposure. Fig. 10(a) shows high-frequency (1 MHz) C-V curves and Fig. 10(b) shows C-f curves from 100 Hz to 1 MHz for 50-fin InGaAs capacitors irradiated with +1-V bias. These devices have a fin length of 5 μm and a fin width of 20 nm. The effective (n-type) doping density of these structures is ∼ 4 × 10 18 cm −3 , based on standard 1/C 2 versus voltage analysis [20] . Net positive charge trapping is observed in these devices in Fig. 10(a) ; the apparent increase in capacitance below inversion in Fig. 10(a) is due to gate leakage. The capacitance increases with decreasing frequency and increasing dose in Fig. 10(b) . The preirradiation border-trap density, estimated from (3), is ∼ 1.7 × 10 11 /cm 2 . Radiation-induced trapped-charge densities for the devices of Fig. 10 are shown in Fig. 11, using (1)-(3) without the corrections of (4) and (5) . Because (1)- (3) are based on midgap interface-trap charge neutrality in the Si/SiO 2 system, we can no longer assume that the midgap voltage shift is due primarily to radiation-induced oxide-trap charge. So we now write N mg instead of N ot for these InGaAs/GaAs devices in (1); (2) still denotes the change in effective interface and border-trap charge density between midgap and flatband. The large negative shift at midgap due to radiation-induced trapped-positive charge may well be a combination of hole trapping in the Al 2 O 3 /HfO 2 gate-stacks [42] and positively charged interface traps. More work is required to separate these effects. The increase in border-trap density in these devices at 2 Mrad(SiO 2 ) is similar to the as-processed density of border traps. The large density of border traps in asprocessed and irradiated InGaAs/GaAs devices is consistent with much previous work [21] , [23] - [27] , [43] - [45] .
C. InGaAs Multifin Capacitors
Figs. 12 and 13 show results for similar devices irradiated with −1-V gate bias. Again, a large initial border-trap density, with net positive charge trapping dominating radiation-induced shifts, and border traps comprising a significant fraction of the stretch-out in the C-V measurements. In Figs. 10(b) and 12(b) , a hump is shown in C-f characteristics at frequencies of ∼ 10 3 -10 5 Hz. This hump can be due either to interface traps or fast border traps. The dominant change in the C-f curves occurs at lower frequencies, and likely is due to border traps [21] , [43] , [44] . −1-V bias. Again, large radiation-induced charge trapping is observed for both positive-and negative-bias irradiation. The negative shifts in the curves are consistent with significant hole trapping, although positively charged interface traps may also contribute to the observed midgap voltage shifts in these InGaAs/GaAs devices. Based on C-f results in Figs. 10-13 , the large stretch-out in these curves is due most likely to a combination of interface and border traps. Radiation-induced shifts in the transistors of Fig. 14 are much larger than in the capacitors of Figs. 10-13, perhaps as a result of a potentially thicker insulator near the base of the fin [6] , and/or charge trapping in the shallow trench isolation layer of the transistors [46] . Improved dielectric quality has been observed with further gate-stack optimization [26] , [27] , reinforcing the potential utility of InGaAs FinFETs for use in the future highly scaled MOS devices as replacements for the Si nMOS device. This complements the use of Ge FinFETs as replacements for the Si pMOS device.
IV. CONCLUSION
We have applied and developed simple methods to combine C-V and C-f measurements to estimate radiation-induced oxide, interface, and effective border-trap densities in MOS capacitors. The change in capacitance with frequency enables lower bound estimates of border-trap densities before and after irradiation using assumptions and analyses similar to ones validated in detailed studies on MOS transistors. We have applied C-V and C-f measurements to estimate radiationinduced trapped-charge densities in multifin Ge and InGaAs capacitors with high-K gate dielectrics. Trapped-charge densities are below 2 × 10 11 /cm 2 at doses up to 1 Mrad(SiO 2 ) for the Ge pMOS multifin devices; capacitor results are consistent with transistor results. From C-f measurements, we infer that as-processed border-trap charge densities in these devices are ∼ 10 11 /cm 2 . Higher effective border-trap densities are found in as-processed, development stage InGaAs capacitors. For these devices, charge trapping in transistors was greater than that observed in capacitors. These results further support the potential use of Ge pMOS devices in electronics for space systems, and provide useful insight for the future development of InGaAs-based FinFETs.
